Ronald G. Dreslinski

This paper evaluates the use of three-dimensional integration to reduce global interconnect by adding multiple layers of silicon with vertical connections between them using through-silicon vias.