Distributed Strategies for Computational Sprints
We describe a computational sprinting architecture in which many, independent chip multiprocessors share a power supply and sprints are constrained by the chips'…
Distributed Strategies for Computational Sprints
Understanding Sources of Ineffciency in General-Purpose Chips
Phase Change Memory Architecture and the Quest For Scalability
ACM encourages its members to take a direct hand in shaping the future of the association. There are more ways than ever to get involved.
Get Involved