acm-header
Sign In

Communications of the ACM

ACM TechNews

Multicore Processing: Breaking Through the Programming Wall


View as: Print Mobile App Share: Send by email Share on reddit Share on StumbleUpon Share on Hacker News Share on Tweeter Share on Facebook

Significant challenges remain for applications to take advantage of the first petascale supercomputers, which feature distributed memory architectures and multicore systems with more than 100,000 processor cores each. Although a few high-performance computing (HPC) applications run on parallel computing systems, the vast majority of HPC applications were originally written to be run on a single processor with direct access to main memory. Other issues with multicore HPC systems include the fact that to save energy and control heat, many do not operate at their top speed. In addition, computing clusters based on standard x86 processors dominate HPC systems.

However, as standard x86 processors have increased the number of cores they use, they have increased their peak performance without corresponding increases in bandwidth. The relatively poor bytes/flops ratio of x86 processors also has limited cluster efficiency and productivity by making it increasingly difficult to move data into and out of each core fast enough to keep the cores busy.

Meanwhile, massive parallelism from growing core counts and system sizes has outgrown programming paradigms, creating a parallel performance wall that will reshape the nature of HPC code design and system usage.

From Scientific Computing
View Full Article

 

Abstracts Copyright © 2010 Information Inc., Bethesda, Maryland, USA


 

No entries found

Sign In for Full Access
» Forgot Password? » Create an ACM Web Account