Sign In

Communications of the ACM

ACM News

Rediscovering RISC-V: Apple M1 sparks renewed interest in non-x86 architectures


View as: Print Mobile App Share: Send by email Share on reddit Share on StumbleUpon Share on Hacker News Share on Tweeter Share on Facebook
A RISC-V chip.

RISC-V is getting the most attention from system designers looking to horn-in on Apple's recipe for high performance.

Credit: iStock

RISC-V is, like x86 and ARM, an instruction set architecture (ISA). Unlike x86 and ARM, it is a free and open standard that anyone can use without getting locked into someone else's processor designs or paying costly license fees.

RISC-V (pronounced RISC-5) is the brainchild of UC Berkeley professors David Patterson and Krste Asanovi. Patterson has a talent for catchy acronyms and architectures as a developer of RISC (Reduced Instruction Set Computing) and RAID (Redundant Array of Inexpensive Disks) in the 1980s. They outlined the case for RISC-V in this paper.

 

From ZDNet
View Full Article

 


 

No entries found

Sign In for Full Access
» Forgot Password? » Create an ACM Web Account
ACM Resources