Sign In

Communications of the ACM

ACM TechNews

Tool Checks Computer Architectures, Reveals Flaws in Emerging Design


A RISC-V processor.

Researchers testing a new system to analyze memory operations across any computer architecture discovered a series of errors in the RISC-V instruction specification.

Credit: Hexus.net

Researchers at Princeton University have discovered a series of errors in the RISC-V instruction specification that are now leading to changes in the new system.

The RISC-V project aims to facilitate open source design for computer chips, offering the possibility of opening up chip designs beyond the few companies dominating the industry.

The researchers, testing a technique they created for analyzing computer memory use, found more than 100 errors involving incorrect orderings in the storage and retrieval of information from memory in variations of the RISC-V processor architecture. If uncorrected, the problems could cause errors in software running on RISC-V chips.

The researchers discovered the problems when testing their new TriCheck system to analyze memory operations across any computer architecture.

The researchers described the TriCheck system in a paper presented this week at the ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2017) in China.

From Princeton University
View Full Article

 

Abstracts Copyright © 2017 Information Inc., Bethesda, Maryland, USA


 

No entries found

Read CACM in a free mobile app!
Access the latest issue, plus archived issues and more
ACM Logo
  • ACM CACM apps available for iPad, iPhone and iPod Touch, and Android platforms
  • ACM Digital Library apps available for iOS, Android, and Windows devices
  • Download an app and sign in to it with your ACM Web Account
Find the app for your mobile device
ACM DL Logo